




ENGINEERING AT ILLINOIS

Integration of GaAsP on Si for High Efficiency Tandem Solar Cells

Ryan Hool | ECE 498CB Term Project
April 28, 2017


Outline

- Motivation
- Technical Background
- Simulation Results
- Conclusions



Outline

- Motivation
- Technical Background
- Simulation Results
- Conclusions



Motivation for Solar Cells Past Si

- To compete with fossil fuels ↓ *cost per watt*
 - ↓ module cost
 - ↑ **module efficiency**
 - ~50% of *cost per watt* is non-module cost
- With ↑ module efficiency
 - Can ↑ specific power
 - Aerospace and military applications


c-Si Record Single Junction Efficiencies
2017 vs 1997 and Limiting

| c-Si Limiting Efficiency | | 29.4% |
|--------------------------|-------------|-------|
| Mono c-Si | 2017 Cell | 26.6% |
| | 2017 Module | 24.0% |
| | 1997 Cell | 24.4% |
| | 1997 Module | 22.7% |
| Multi c-Si | 2017 Cell | 21.3% |
| | 2017 Module | 18.6% |
| | 1997 Cell | 19.9% |
| | 1997 Module | 15.3% |




Motivation for Integration of III-V on Si

- Combine in tandem cell to leverage benefits from both
 - Si bottom cell: Low-cost, efficient, and established
 - III-V top cell: Potential for bandgap control, high efficiency, and durability




Motivation for GaAsP on Si

- Top cell choice:
 $\text{GaAs}_x\text{P}_{1-x}$
 - Direct and tunable bandgap
($x \sim 0.77$ for $E_g \sim 1.7$ eV)
 - Smallest lattice mismatch for ~ 1.7 eV
 - Compositionally grade from GaP




Outline

- Motivation
- **Technical Background**
- Simulation Results
- Conclusions




Solar Cell Performance Characterization

- Determined through LIV at standard spectrum
- Figures of Merit include:
 - J_{SC}
 - V_{OC}
 - P_{max}
 - FF
 - η





Tandem Solar Cell Operation

- High energy photons cause thermalization losses
- Higher bandgap top cell suffers less thermalization losses
- Bottom cell utilizes remaining spectrum




Lattice Mismatch Causes Performance-Limiting Dislocations

- Lattice mismatch for growth on c-Si relaxed through dislocations
- \uparrow local trap states \rightarrow \uparrow SRH recombination
- \downarrow minority carrier lifetime




Outline

- Motivation
- Technical Background
- **Simulation Results**
- Conclusions




Experimental and Simulated Structures




Simulated Band Structure

- Simulated band structure is similar to expected
- Although surprising that n-emitter is degenerately doped




Simulated Optical Properties

- ~30% reduction in reflection results from turning off front reflection
- Shows great potential for anti-reflection coating




Attempt to Simulate Experimental Performance

- Varying τ_n did not match both V_{OC} and J_{SC}
- \uparrow shunt resistance for experiment decreased FF
- Double diode model applied for simulations?




Performance Improvement through Design

- Improved top cell performance for:
 - \uparrow minority carrier lifetime in base
 - \downarrow top contact mesa coverage
 - \downarrow front reflection
 - Greatest improvement



Outline

- Motivation
- Technical Background
- Simulation Results
- **Conclusions**



Conclusions

- Simulations indicate a that a 20% $\sim 1.7\text{eV}$ GaAsP top cell is achievable through improvements in:
 - Design of an anti-reflection coating to reduce reflection losses
 - Material quality by lengthening the minority carrier lifetime in the p-GaAsP base to $\sim 1\text{ns}$
 - Design of a n-type top contact with 1% mesa coverage
 - Reducing parasitic shunting

